Double-clocked specialized processing block in an integrated circuit device

ABSTRACT

Circuitry for increasing the precision of multipliers by a desired factor while limiting the increase in arithmetic complexity of the multiplier to that factor can be provided in a fixed logic device, or can be configured into a programmable integrated circuit device such as a programmable logic device (PLD). The smaller increase in arithmetic complexity, so that the increase is proportional to the increase in precision, rather than to the square of the increase in precision, is achieved by using specialized processing block components differently on alternating clock cycles. For example, to implement double precision, the same multiplier components are used in each of two clock cycles, but some specialized processing block internal structures (e.g., shifters and adders) are used differently in the two cycles, so that over the two cycles, a larger multiplication may be calculated from smaller partial products.

FIELD OF THE INVENTION

This invention relates to a specialized processing block in an integrated circuit device, and particularly in programmable integrated circuit devices such as programmable logic devices (PLDs). More particularly, this invention relates to using different parts of the specialized processing block on different clock cycles.

BACKGROUND OF THE INVENTION

Considering a programmable logic device (PLD) as one example of an integrated circuit device, as applications for which PLDs are used increase in complexity, it has become more common to design PLDs to include specialized processing blocks in addition to blocks of generic programmable logic resources. Such specialized processing blocks may include a concentration of circuitry on a PLD that has been partly or fully hardwired to perform one or more specific tasks, such as a logical or a mathematical operation. A specialized processing block may also contain one or more specialized structures, such as an array of configurable memory elements. Examples of structures that are commonly implemented in such specialized processing blocks include: multipliers, arithmetic logic units (ALUs), barrel-shifters, various memory elements (such as FIFO/LIFO/SIPO/RAM/ROM/CAM blocks and register files), AND/NAND/OR/NOR arrays, etc., or combinations thereof.

One particularly useful type of specialized processing block that has been provided on PLDs is a digital signal processing (DSP) block, which may be used to process, e.g., audio signals. Such blocks are frequently also referred to as multiply-accumulate (“MAC”) blocks, because they include structures to perform multiplication operations, and sums and/or accumulations of multiplication operations.

For example, PLDs sold by Altera Corporation, of San Jose, Calif., as part of the STRATIX® family include DSP blocks, each of which includes a plurality of multipliers. Each of those DSP blocks also includes adders and registers, as well as programmable connectors (e.g., multiplexers) that allow the various components of the block to be configured in different ways. In each such block, the multipliers can be configured not only as individual multipliers, but also as one larger multiplier.

As the precision of a multiplier increases, its interface requirements (i.e., the number of inputs) increase proportionally to the increase in precision, but its arithmetic complexity (i.e., the number of gates in the multiplier) increases proportionally to the square of the increase in precision. For example, if the precision of a multiplier, as implemented in one of the aforementioned STRATIX® PLDs, is increased from single precision to double precision (i.e., by a factor of two), its interface requirements also increase by a factor of two (from 18 bits to 36 bits), but its arithmetic complexity increases by a factor of about four.

SUMMARY OF THE INVENTION

The present invention relates to circuitry for increasing the precision of multipliers by a desired factor while limiting the increase in arithmetic complexity of the multiplier to that factor. The circuitry can be provided in a fixed logic device, or can be configured into a programmable integrated circuit device such as a programmable logic device (PLD).

The smaller increase in arithmetic complexity, so that the increase is proportional to the increase in precision, rather than to the square of the increase in precision, is achieved by using specialized processing block components differently on alternating clock cycles. For example, to implement double precision, the same multiplier components are used in each of two clock cycles, but some specialized processing block internal structures (e.g., shifters and adders) are used differently in the two cycles, so that over the two cycles, a larger multiplication may be calculated from smaller partial products. In this description and the claims which follow, such a process may be referred to as “double clocking,” notwithstanding any other definition of “double clocking” that may exist in any other context. Moreover, it may be possible to break the inputs into three (or more) groups and process each one on every third (or more) clock cycles. Thus, the process may be more generally described as “multi-clocking,” notwithstanding any other definition of “multi-clocking” that may exist in any other context.

Therefore, in accordance with the present invention, there is provided a block of circuitry, within an integrated circuit device clocked by a device clock signal. The block of circuitry is clocked by a block clock signal and includes block inputs for accepting data input from outside the block of circuitry on which arithmetic operations are to be performed, arithmetic operations circuitry having arithmetic inputs connected to the block inputs for performing arithmetic operations on the data, and logical operations circuitry operating on outputs of the arithmetic operations circuitry. The arithmetic operations circuitry operates substantially identically on substantially all clock pulses of the block clock signal, and the logic operations circuitry operates in a first mode on a first set of clock pulses of the block clock signal, and operates in a second mode on a second set of clock pulses of the block clock signal interleaved with the first set of clock pulses.

A method of configuring such circuitry on a programmable device, and a machine-readable data storage medium encoded with software for performing the method, are also provided.

BRIEF DESCRIPTION OF THE DRAWINGS

Further features of the invention, its nature and various advantages will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters refer to like parts throughout, and in which:

FIG. 1 shows a specialized processing block with which embodiments of the present invention may be used;

FIG. 2 schematically shows two specialized processing blocks configured according to an embodiment of the invention;

FIG. 3 represents the decomposition of a 36×36 multiplication operation;

FIG. 4 shows two specialized processing blocks configured according to a first embodiment of the invention to perform the multiplication operation of FIG. 3;

FIG. 5 represents the decomposition of a 54×54 multiplication operation;

FIG. 6 shows two specialized processing blocks configured according to a second embodiment of the invention to perform the multiplication operation of FIG. 5;

FIG. 7 shows two specialized processing blocks configured according to a third embodiment of the invention to perform the multiplication operation of FIG. 5;

FIG. 8 is a cross-sectional view of a magnetic data storage medium encoded with a set of machine-executable instructions for performing the method according to the present invention;

FIG. 9 is a cross-sectional view of an optically readable data storage medium encoded with a set of machine executable instructions for performing the method according to the present invention; and

FIG. 10 is a simplified block diagram of an illustrative system employing a programmable logic device incorporating the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention may be used to configure double-clocked circuitry for multiplication with reduced arithmetic complexity as compared to circuitry that is not double-clocked as described herein. Although a number of different embodiments will be described below for purposes of illustration, the invention is not limited to those embodiments.

FIG. 1 shows a specialized processing block 100 which is similar to a DSP block of a programmable logic device from the aforementioned STRATIX® family sold by Altera Corporation. Specialized processing block 100 includes two 18×18 multipliers 101, 102, as well as processing circuitry 103 which may include registers, compressors, carry-propagate adders, shifters and at least one accumulator. Specialized processing block 100 further includes input multiplexers 104, to enable 18×18 multipliers 101, 102 to function as 27×27 multipliers. Specialized processing block 100 may be clocked at twice the clock speed of the integrated circuit device in which it is included, or it may run on the same clock but operate on both rising and falling edges of the clock. If a separate clock is provided, it may be provided by a phase-locked loop (PLL), a delay-locked loop (DLL), or some other clock doubling circuit. Moreover, any such separate clock may be provided at a multiple greater than two, as discussed above. And whatever the multiple, the ability to operate at a multiple of the device clock may be provided on a block-by-clock basis. On a first clock cycle, inputs 114 will be selected by multiplexers 104, while on a second clock cycle, alternating with the first clock cycle, inputs 124 will be selected by multiplexers 104.

Thus, one significant difference between specialized processing block 100 and a known specialized processing block such as that in one of the aforementioned STRATIX® devices is the provision of input multiplexers 104 upstream of multipliers 101, 102, and additional inputs to feed those multiplexers 104. Specifically, while a block having two 18×18 multipliers may need 72 inputs (36 inputs per multiplier), two 27×27 multipliers would need 108 inputs (54 inputs per multiplier). Thus, in specialized processing block 100, multipliers 101, 102 and circuitry 103 downstream of multipliers 101, 102 operate similarly on each clock cycle, except on the alternating clock cycles occurring upstream of multipliers 101, 102 in input multiplexers 104. The effectively larger multiplier may or may not need additional outputs as compared to a known specialized processing block such as that in one of the aforementioned STRATIX® devices, because the number of outputs is dictated more by the number of significant bits that are called for by the particular application.

FIG. 2 shows another arrangement including two blocks 201, 202, each having at least one 27×27 multiplier 203 and downstream circuitry 103 (not shown), with at least 81 inputs per block. Block 201 also includes input multiplexers 104. A connection 204 between blocks 201, 202 allows block 201 to borrow 27 inputs from block 202. By double clocking block 201 and using the borrowed inputs, the 27×27 multiplier 203 of block 201 can be operated as two 27×27 multipliers (with 81+27=108 inputs, as needed for two 27×27 multipliers) with respective output 211, 221, so that double-clocked block 201 together with single-clocked block 202 which donates some of its inputs, together function as three 27×27 multipliers.

FIG. 3 shows the breakdown 300 of a 36×36 single-precision multiplication operation, in which a first multiplicand 301 may be represented as an 18-bit MSB segment A concatenated with an 18-bit LSB segment B, and a second multiplicand 302 may be represented as an 18-bit MSB segment C concatenated with an 18-bit LSB segment D. FIG. 4 shows a specialized processing block 400 that may be double-clocked in accordance with an embodiment of the present invention to implement multiplication operation 300.

Specialized processing block 400 includes two 18×18 multipliers 401, 402 whose outputs are input to an adder 403 (which in turn may be made up of compressors and a carry-propagate adder, not shown). An 18-bit left-shifter 404 is located between multiplier 401 and adder 403. The outputs of adder 403 are accumulated in accumulator 405, which in turn is made up of adder 415 and register 425. A left-shifter 406, located between adder 403 and accumulator 405, shifts left 18 bits on the first of each two alternating cycles, but does not operate (or shifts zero bits) on the second of each two alternating cycles. In addition, input multiplexers 407 are provided on one input of each of multipliers 401, 402.

On the first of each two alternating cycles, both multiplexers 407 select their respective D-input. BD is then computed by multiplier 402, while right-shifted AD is computed by multiplier 401 and shifter 404, and the results are added in adder 403, and then accumulated without further shifting in accumulator 405. On the second of each two alternating cycles, both multiplexers 407 select their respective C-input. BC is then computed by multiplier 402, while right-shifted AC is computed by multiplier 401 and shifter 404, and the results are added in adder 403, and then accumulated, after further shifting by shifter 406, in accumulator 405. The result of the two-cycle operation, where the downstream components—particularly shifter 406—(as well as the input multiplexers 407) operate differently on each cycle, is operation 300.

FIG. 5 shows the breakdown 500 of a 54×54 fixed-point precision multiplication operation, which may be used to carry out the mantissa portion of a double-precision floating-point multiplication. A first multiplicand 501 may be represented as a 27-bit MSB segment A concatenated with a 27-bit LSB segment B, and a second multiplicand 502 may be represented as a 27-bit MSB segment C concatenated with a 27-bit LSB segment D. FIG. 6 shows a pair of specialized processing blocks 600, 610 that may be double-clocked in accordance with an embodiment of the present invention to implement multiplication operation 500, where each respective block 600, 610 includes two 18×18 multipliers 601, 602 and 611, 612, respectively, so that each block 600, 610 functions as a respective 27×27 multiplier as above (the input multiplexing arrangement discussed above is present, but not shown in FIG. 6 to avoid cluttering the drawing), with the two 27×27 multipliers together functioning as a 54×54 double-precision multiplier.

As seen in FIG. 6, each block 600, 610 is similar to block 400, except that block 600 has two shifters 606, 616 between adder 603 and accumulator 605, whose operation will be described below. Specialized processing block 600 includes two 18×18 multipliers 601, 602 whose outputs are input to an adder 603 (which in turn may be made up of compressors and a carry-propagate adder, not shown). An 18-bit left-shifter 604 is located between multiplier 601 and adder 603. Specialized processing block 610 includes two 18×18 multipliers 611, 612 whose outputs are input to an adder 613 (which in turn may be made up of compressors and a carry-propagate adder, not shown). An 18-bit left-shifter 614 is located between multiplier 611 and adder 613. In accumulator stage 605, the two blocks 600, 610 are linked to accommodate the wider output, with accumulator 605 being made up of linked adders 615, 635 and linked registers 625, 645. A left-shifter 606, located between adder 603 and accumulator 605, shifts left 27 bits on the second of each two alternating cycles, but does not operate (or shifts zero bits) on the first of each two alternating cycles. Another left-shifter 616, located between adder 613 and accumulator 605, shifts right 27 bits on the first of each two alternating cycles, but does not operate (or shifts zero bits) on the second of each two alternating cycles.

On the first cycle, the 27-bit values A and D are input to block 600 and the output of adder 603 is the 54-bit product AD. On this cycle, shifter 606 does not operate, so AD is accumulated unshifted in accumulator 605. At the same time, the 27-bit values B and D are input to block 610 and the output of adder 613 is the 54-bit product BD. On this cycle, shifter 616 does operate, so BD is right-shifted 27 bits and that shifted result is accumulated in accumulator 605 along with the unshifted AD value.

On the second cycle, the 27-bit values A and C are input to block 600 and the output of adder 603 is the 54-bit product AC. On this cycle, shifter 606 does operate, so AC is left-shifted 27 bits and that shifted result is accumulated in accumulator 605, along with the two values from the first cycle. At the same time, the 27-bit values B and C are input to block 610 and the output of adder 613 is the 54-bit product BC. On this cycle, shifter 616 does not operate, so BC is accumulated unshifted in accumulator 605, along with the shifted AC value from the current cycle and the two values from the first cycle. The result of the two-cycle operation, where the downstream components—particularly shifters 606, 616—(as well as the input multiplexers, not shown) operate differently on each cycle, is operation 500.

An alternate implementation using the structures of FIG. 6 is based on a recognition that, in FIG. 5, partial products AC and BD are completely offset from one another. Therefore, by computing those two partial products simultaneously, the addition of those two partial products is not an addition at all but merely a concatenation, saving resources.

On the first cycle, the 27-bit values A and C are input to block 600 and the output of adder 603 is the 54-bit product AC. On this cycle, shifter 606 operates to left-shift AC by 27 bits, and then AC is accumulated in accumulator 605. At the same time, the 27-bit values B and D are input to block 610 and the output of adder 613 is the 54-bit product BD. On this cycle, shifter 616 operates as a 27-bit right-shifter, so BD is right-shifted 27 bits and that shifted result is accumulated in accumulator 605 along with the shifted AC value, effectively concatenating those two results.

On the second cycle, the 27-bit values A and D are input to block 600 and the output of adder 603 is the 54-bit product AD. On this cycle, shifter 606 does not operate, so AD is accumulated unshifted in accumulator 605, along with the two values from the first cycle. At the same time, the 27-bit values B and C are input to block 610 and the output of adder 613 is the 54-bit product BC. On this cycle, shifter 616 does not operate, so BC is accumulated in accumulator 605, along with the unshifted AC value from the current cycle and the two values from the first cycle. The result of the two-cycle operation, where the downstream components—particularly shifters 606, 616—(as well as the input multiplexers, not shown) operate differently on each cycle, is operation 500.

For both of the implementations using the embodiment of FIG. 6, the entire BD result may also remain in register 645 of block 610. The lower half of BD forms the least significant portion of the 104-bit result. As it is not added to anything, the lower half of BD can be routed out directly to the destination. As the upper half of BD also exists in 600, where it has been added to the rest of the result partial products in accumulator 605, the upper half in block 610 can be ignored and discarded.

FIG. 7 shows a pair of specialized processing blocks 700, 710 that may be double-clocked in accordance with an alternate embodiment of the present invention to implement multiplication operation 500, where each respective block 700, 710 includes two 18×18 multipliers 701, 702 and 711, 712, respectively, so that each block 700, 710 functions as a respective 27×27 multiplier as above (the input multiplexing arrangement discussed above is present, but not shown in FIG. 7 to avoid cluttering the drawing), with the two 27×27 multipliers together functioning as a 54×54 double-precision multiplier.

As in the case of the second implementation using the embodiment of FIG. 6, the embodiment of FIG. 7 is based on a recognition that, in FIG. 5, partial products AC and BD are completely offset from one another. Therefore, by computing those two partial products simultaneously, the addition of those two partial products is not an addition at all but merely a concatenation, saving resources.

As seen in FIG. 7, blocks 700, 710 are similar to blocks 600, 610, except that block 700 has two shifters 706, 716 between adder 703 and accumulator 705, which operate differently from shifters 606, 616 as will be described below. Specialized processing block 700 includes two 18×18 multipliers 701, 702 whose outputs are input to an adder 703 (which in turn may be made up of compressors and a carry-propagate adder, not shown). An 18-bit left-shifter 704 is located between multiplier 701 and adder 703. Specialized processing block 710 includes two 18×18 multipliers 711, 712 whose outputs are input to an adder 713 (which in turn may be made up of compressors and a carry-propagate adder, not shown). An 18-bit left-shifter 714 is located between multiplier 711 and adder 713.

In accumulator stage 705, the two blocks 700, 710 are linked to accommodate the wider output, with accumulator 705 being made up of linked adders 715, 735 and linked registers 725, 745. A right-shifter 706, located between adder 703 and accumulator 705, shifts right 27 bits on the second of each two alternating cycles, but does not operate (or shifts zero bits) on the first of each two alternating cycles. Another right-shifter 716, located between adder 713 and accumulator 705, shifts right 54 bits on the first of each two alternating cycles, and shifts right 27 bits on the second of each two alternating cycles. The adders 703, 713 also are linked. Moreover, it will be understood that while data is shown flowing only from block 710 to block 700, the links between the two blocks 700, 710 are bidirectional.

On the first cycle, the 27-bit values A and C are input to block 700 and the output of adder 703 is the 54-bit product AC. On this cycle, shifter 706 does not operate, so AC is accumulated unshifted in accumulator 705. At the same time, the 27-bit values B and D are input to block 710 and the output of adder 713 is the 54-bit product BD. On this cycle, shifter 716 operates as a 54-bit right-shifter, so BD is right-shifted 54 bits and that shifted result is accumulated in accumulator 705 along with the unshifted AC value, effectively concatenating those two results.

On the second cycle, the 27-bit values A and D are input to block 700 and the output of adder 703 is the 54-bit product AD. On this cycle, shifter 706 does operate, so AD is right-shifted 27 bits and that shifted result is accumulated in accumulator 705, along with the two values from the first cycle. At the same time, the 27-bit values B and C are input to block 710 and the output of adder 713 is the 54-bit product BC. On this cycle, shifter 716 operates as a 27-bit right-shifter, so BC is right-shifted 54 bits and that shifted result is in accumulator 705, along with the shifted AC value from the current cycle and the two values from the first cycle. The result of the two-cycle operation, where the downstream components—particularly shifters 706, 716—(as well as the input multiplexers, not shown) operate differently on each cycle, is operation 500.

The 54-bit right-shift 716 can alternatively be a logical operation rather than a physical operation. The logical operation can be implemented by loading BD directly into the accumulator 705. In this exemplary embodiment, for this to work, accumulator 705 must be only 54 bits wide or, if it is wider, the connection from adder 735 to adder 715 (i.e., where the carry is taken from adder 735 into adder 715) would start from the MSB point of where BD is loaded. Likewise, the right-shift from block 700 to block 710 would have the MSB of the value shifted into block 710 line up with the MSB of BD. Using this variation, a smaller shifter and bus from block 700 to block 710 can be used, while still allowing a large (i.e., greater than 54 bits) accumulator in block 700 and/or 710 for other DSP modes that may be implemented.

In addition, although blocks 600 and 610 are shown as being different in FIG. 6, and blocks 700 and 710 are shown as being different in FIG. 7, blocks 600 and 610 can be physically identical, just as blocks 700 and 710 can be physically identical, with appropriate programmable elements (e.g., multiplexers) to allow both configurations 600 and 610, and both configurations 700 and 710, to be implemented by a user logic design.

The embodiments shown above are merely exemplary. Other configurations of specialized processing blocks in programmable integrated circuit devices such as programmable logic devices, where programming software can be provided to allow users to configure a programmable device to perform multiplication operations, may be used in accordance with the invention to implement operation 500 or similar operations.

The structures described above also may be provided in fixed logic, in which case the sizes of the various computational components may be fixed to a particular application. Alternatively, the fixed logic circuitry could allow for limited parameterization.

Instructions for carrying out a method according to this invention for programming a programmable device to perform multiplication operations may be encoded on a machine-readable medium, to be executed by a suitable computer or similar device to implement the method of the invention for programming or configuring PLDs or other programmable devices to perform addition and subtraction operations as described above. For example, a personal computer may be equipped with an interface to which a PLD can be connected, and the personal computer can be used by a user to program the PLD using a suitable software tool, such as the QUARTUS® II software available from Altera Corporation, of San Jose, Calif.

FIG. 8 presents a cross section of a magnetic data storage medium 800 which can be encoded with a machine executable program that can be carried out by systems such as the aforementioned personal computer, or other computer or similar device. Medium 800 can be a floppy diskette or hard disk, or magnetic tape, having a suitable substrate 801, which may be conventional, and a suitable coating 802, which may be conventional, on one or both sides, containing magnetic domains (not visible) whose polarity or orientation can be altered magnetically. Except in the case where it is magnetic tape, medium 800 may also have an opening (not shown) for receiving the spindle of a disk drive or other data storage device.

The magnetic domains of coating 802 of medium 800 are polarized or oriented so as to encode, in manner which may be conventional, a machine-executable program, for execution by a programming system such as a personal computer or other computer or similar system, having a socket or peripheral attachment into which the PLD to be programmed may be inserted, to configure appropriate portions of the PLD, including its specialized processing blocks, if any, in accordance with the invention.

FIG. 9 shows a cross section of an optically-readable data storage medium 810 which also can be encoded with such a machine-executable program, which can be carried out by systems such as the aforementioned personal computer, or other computer or similar device. Medium 810 can be a conventional compact disk read-only memory (CD-ROM) or digital video disk read-only memory (DVD-ROM) or a rewriteable medium such as a CD-R, CD-RW, DVD-R, DVD-RW, DVD+R, DVD+RW, or DVD-RAM or a magneto-optical disk which is optically readable and magneto-optically rewriteable. Medium 810 preferably has a suitable substrate 811, which may be conventional, and a suitable coating 812, which may be conventional, usually on one or both sides of substrate 811.

In the case of a CD-based or DVD-based medium, as is well known, coating 812 is reflective and is impressed with a plurality of pits 813, arranged on one or more layers, to encode the machine-executable program. The arrangement of pits is read by reflecting laser light off the surface of coating 812. A protective coating 814, which preferably is substantially transparent, is provided on top of coating 812.

In the case of magneto-optical disk, as is well known, coating 812 has no pits 813, but has a plurality of magnetic domains whose polarity or orientation can be changed magnetically when heated above a certain temperature, as by a laser (not shown). The orientation of the domains can be read by measuring the polarization of laser light reflected from coating 812. The arrangement of the domains encodes the program as described above.

A PLD 90 programmed according to the present invention may be used in many kinds of electronic devices. One possible use is in a data processing system 900 shown in FIG. 10. Data processing system 900 may include one or more of the following components: a processor 901; memory 902; I/O circuitry 903; and peripheral devices 904. These components are coupled together by a system bus 905 and are populated on a circuit board 906 which is contained in an end-user system 907.

System 900 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. PLD 90 can be used to perform a variety of different logic functions. For example, PLD 90 can be configured as a processor or controller that works in cooperation with processor 901. PLD 90 may also be used as an arbiter for arbitrating access to a shared resources in system 900. In yet another example, PLD 90 can be configured as an interface between processor 901 and one of the other components in system 900. It should be noted that system 900 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

Various technologies can be used to implement PLDs 90 as described above and incorporating this invention.

It will be understood that the foregoing is only illustrative of the principles of the invention, and that various modifications can be made by those skilled in the art without departing from the scope and spirit of the invention. For example, the various elements of this invention can be provided on a PLD in any desired number and/or arrangement. One skilled in the art will appreciate that the present invention can be practiced by other than the described embodiments, which are presented for purposes of illustration and not of limitation, and the present invention is limited only by the claims that follow. 

What is claimed is:
 1. A block of circuitry, within an integrated circuit device clocked by a device clock signal, said block of circuitry being clocked by a block clock signal and comprising: block inputs for accepting data, input from outside said block of circuitry, on which arithmetic operations are to be performed; arithmetic operations circuitry having arithmetic inputs coupled to said block inputs, for performing said arithmetic operations on said data; and logical operations circuitry for operating on outputs of said arithmetic operations circuitry; wherein: said arithmetic operations circuitry is configured to operate substantially identically on substantially all clock pulses of said block clock signal; and said logic operations circuitry is configured to operate in a first mode on a first set of clock pulses of said block clock signal, and to operate in a second mode on a second set of clock pulses of said block clock signal interleaved with said first set of clock pulses.
 2. The block of circuitry of claim 1 wherein said block clock signal is identical to said device clock signal.
 3. The block of circuitry of claim 2 wherein said block of circuitry operates on both rising and falling edges of said block clock signal.
 4. The block of circuitry of claim 1 wherein said block clock signal is faster than said device clock signal.
 5. The block of circuitry of claim 4 wherein said block clock signal is an integer multiple of said device clock signal.
 6. The block of circuitry of claim 1 wherein said logic operations circuitry comprises at least one shifter and at least one accumulator.
 7. The block of circuitry of claim 6 wherein said at least one shifter comprises a shifter that is operable to shift a first amount in said first mode and a second amount in said second mode.
 8. The block of circuitry of claim 7 wherein one of said first amount and said second amount is no shifting.
 9. The block of circuitry of claim 7 wherein said first and second amounts are in the same direction but of different magnitudes.
 10. The block of circuitry of claim 7 wherein said first and second amounts are in different directions.
 11. The block of circuitry of claim 1 further comprising input circuitry configured to operate differently during said second mode than during said first mode.
 12. The block of circuitry of claim 11 wherein said input circuitry comprises multiplexers.
 13. A programmable integrated circuit device comprising at least one block of circuitry as in claim
 1. 14. A method of configuring a programmable integrated circuit device, having at least one specialized processing block, each said specialized processing block being clocked by a respective block clock signal and said integrated circuit device being clocked by a device clock signal, each said specialized processing block having block inputs for accepting data, on which arithmetic operations are to be performed, input from outside said at least one specialized processing block, arithmetic operations circuitry having arithmetic inputs connected to said block inputs for performing said arithmetic operations on said data, and logical operations circuitry for operating on outputs of said arithmetic operations circuitry, said method comprising: configuring said arithmetic operations circuitry of at least one of said at least one specialized processing block to operate substantially identically on substantially all clock pulses of said respective block clock signal; and configuring said logic operations circuitry of each at least one of said at least one specialized processing block to operate in a first mode on a first set of clock pulses of said respective block clock signal, and to operate in a second mode on a second set of clock pulses of said respective block clock signal interleaved with said first set of clock pulses.
 15. The method of claim 14 further comprising configuring each said respective block clock signal to be identical to said device clock signal.
 16. The method of claim 15 further comprising configuring said specialized processing block to operate on both rising and falling edges of said block clock signal.
 17. The method of claim 14 further comprising configuring each said respective block clock signal to be faster than said device clock signal.
 18. The method of claim 17 further comprising configuring each said respective block clock signal to be an integer multiple of said device clock signal.
 19. The method of claim 14 further comprising configuring said logic operations circuitry of at least one of said at least one specialized processing block as at least one shifter and at least one accumulator.
 20. The method of claim 19 further comprising configuring said at least one shifter to shift a first amount in said first mode and a second amount in said second mode.
 21. The method of claim 20 wherein one of said first amount and said second amount is no shifting.
 22. The method of claim 20 wherein said first and second amounts are in the same direction but of different magnitudes.
 23. The method of claim 20 wherein said first and second amounts are in different directions.
 24. A non-transitory machine-readable data storage medium encoded with non-transitory machine-executable instructions for configuring a programmable integrated circuit device, having at least one specialized processing block, each of said at least one specialized processing block being clocked by a respective block clock signal and said integrated circuit device being clocked by a device clock signal, each of said at least one specialized processing block having block inputs for accepting data, input from outside said at least one specialized processing block, on which arithmetic operations are to be performed, arithmetic operations circuitry having arithmetic inputs connected to said block inputs for performing arithmetic operations on said data, and logical operations circuitry operating on outputs of said arithmetic operations circuitry, said instructions comprising: instructions to configure said arithmetic operations circuitry of at least one of said at least one specialized processing block to operate substantially identically on substantially all clock pulses of said block clock signal; and instructions to configure said logic operations circuitry of at least one of said at least one specialized processing block to operate in a first mode on a first set of clock pulses of said block clock signal, and to operate in a second mode on a second set of clock pulses of said block clock signal interleaved with said first set of clock pulses.
 25. The machine-readable data storage medium of claim 24 further comprising instructions to configure said respective block clock signal to be identical to said device clock signal.
 26. The machine-readable data storage medium of claim 25 further comprising instructions to configure said block to operate on both rising and falling edges of said block clock signal.
 27. The machine-readable data storage medium of claim 24 further comprising instructions to configure said respective block clock signal to be faster than said device clock signal.
 28. The machine-readable data storage medium of claim 27 wherein said instructions to configure said respective block clock signal to be faster than said device clock signal comprise instructions to configure said respective block clock signal to be an integer multiple of said device clock signal.
 29. The machine-readable data storage medium of claim 24 further comprising instructions to configure said logic operations circuitry of at least one of said at least specialized processing block as at least one shifter and at least one accumulator.
 30. The machine-readable data storage medium of claim 29 further comprising instructions to configure said at least one shifter to shift a first amount in said first mode and a second amount in said second mode.
 31. The machine-readable data storage medium of claim 30 wherein, in said instructions to configure said at least one shifter, one of said first amount and said second amount is no shifting.
 32. The machine-readable data storage medium of claim 30 wherein, in said instructions to configure said at least one shifter, said first and second amounts are in the same direction but of different magnitudes.
 33. The machine-readable data storage medium of claim 30 wherein, in said instructions to configure said at least one shifter, said first and second amounts are in different directions. 